Finite state machines in hardware : theory and design (with VHDL and SystemVerilog) /

Pedroni, Volnei A.

Finite state machines in hardware : theory and design (with VHDL and SystemVerilog) / Volnei A. Pedroni - Cambridge, MA : MIT Press, 2013 - x, 337 p. : ill. ; 24 cm.

Includes bibliographical references and index

9780262019668 0262019663


SystemVerilog (Computer hardware description language)
VHDL (Computer hardware description language)
Sequential machine theory œx Data processing
Computer systems œx Mathematical models

Perpustakaan Universiti Malaysia Pahang Al-Sultan Abdullah
26600 Pekan, Pahang Darul Makmur
Phone: +609 431 5063 (Gambang) / +609 431 5035 (Pekan)
Email: umplibrary@umpsa.edu.my

Connect With Us