Logic synthesis and SOC Prototyping : RTL design using VHDL /

Taraate, Vaibbhav,

Logic synthesis and SOC Prototyping : RTL design using VHDL / Vaibbhav Taraate - 1 online resource

Includes bibliographical references and index

9789811513145


Systems on a chip
VHDL (Computer hardware description language)

Perpustakaan Universiti Malaysia Pahang Al-Sultan Abdullah
26600 Pekan, Pahang Darul Makmur
Phone: +609 431 5063 (Gambang) / +609 431 5035 (Pekan)
Email: umplibrary@umpsa.edu.my

Connect With Us