Amazon cover image
Image from Amazon.com

Verilog digital system design : rt level synthesis, testbench and verification/ Zainalabedin Navabi

By: Material type: TextTextPublication details: New York ; Chicago : McGraw-Hill , 2006Edition: 2nd edDescription: xvi, 384 p. : ill. ; 24 cm. + 1 computer discISBN:
  • 0071445641
Other title:
  • CD-ROM to accompany : verilog digital system design
Subject(s):
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Copy number Status Date due Barcode
Open Shelf Open Shelf UMPLIB PEKAN TK7868.D5 N38 2006 (Browse shelf(Opens below)) 1 Available 0000020918
Accompanying Material Accompanying Material UMPLIB PEKAN CD 1994 | TK7868.D5 N38 2006 (Browse shelf(Opens below)) 1 Available 0000020941

Includes index

Cover title: Verilog digital system design : register transfer level synthesis, testbench and verification

Perpustakaan Universiti Malaysia Pahang Al-Sultan Abdullah
26600 Pekan, Pahang Darul Makmur
Phone: +609 431 5063 (Gambang) / +609 431 5035 (Pekan)
Email: umplibrary@umpsa.edu.my

Connect With Us