01151nam a2200265 a 4500 vtls000018423 KUKTEM 20251117144302.0 070228 000 0 eng d 0071445641 201107131904 VLOAD 200908141304 VLOAD 200908141236 VLOAD 200908131654 VLOAD 200702281702 farina UMP TK7868.D5 N38 2006 Navabi, Zainalabedin Verilog digital system design : rt level synthesis, testbench and verification/ Zainalabedin Navabi CD-ROM to accompany : verilog digital system design 2nd ed. New York ; Chicago : McGraw-Hill , 2006 xvi, 384 p. : ill. ; 24 cm. + 1 computer disc Includes index Cover title: Verilog digital system design : register transfer level synthesis, testbench and verification Verilog (Computer hardware description language) Electronic digital computers Computer-aided design 0 0 lcc 0 0 20000 20000 2019-09-04 343.00 0 TK7868.D5 N38 2006 0000020918 2019-09-04 00:00:00 1 343.00 2019-09-04 OPEN 0 0 lcc 0 0 20000 20000 2019-09-04 343.00 0 CD 1994 | TK7868.D5 N38 2006 0000020941 2019-09-04 00:00:00 1 343.00 2019-09-04 ACCOM VIRTUA 33167 33173 VTLSSORT0080*0200*0400*0900*1000*2450*2460*2500*2600*3000*5000*5001*6500*6501*9991