<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01192nam a2200277 a 4500</leader>
  <controlfield tag="001">vtls000066232</controlfield>
  <controlfield tag="003">KUKTEM</controlfield>
  <controlfield tag="005">20251125093936.0</controlfield>
  <controlfield tag="008">121114t2012    njua   f      001 0 eng d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9781118011034</subfield>
  </datafield>
  <datafield tag="039" ind1=" " ind2="9">
    <subfield code="a">201307221024</subfield>
    <subfield code="b">saini</subfield>
    <subfield code="y">201211141421</subfield>
    <subfield code="z">nadia</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="a">UMP</subfield>
  </datafield>
  <datafield tag="090" ind1=" " ind2=" ">
    <subfield code="a">TK7895.E42 C48 2012</subfield>
  </datafield>
  <datafield tag="100" ind1="1" ind2=" ">
    <subfield code="a">Chu, Pong P.</subfield>
  </datafield>
  <datafield tag="245" ind1="1" ind2="0">
    <subfield code="a">Embedded SoPC design with NIOS II processor and Verilog examples /</subfield>
    <subfield code="c">Pong P. Chu</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">Hoboken, N.J. :</subfield>
    <subfield code="b">John Wiley &amp; Sons,</subfield>
    <subfield code="c">2012</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">xxxiii, 747 p. :</subfield>
    <subfield code="b">ill. ;</subfield>
    <subfield code="c">26 cm.</subfield>
  </datafield>
  <datafield tag="504" ind1=" " ind2=" ">
    <subfield code="a">Includes bibliographical references (P. 741-743) and index</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">"The book utilizes FPGA devices, Nios II soft-core processor, and development platform from Altera Co., which is one of the two main FPGA manufactures"--</subfield>
    <subfield code="c">Provided by publisher</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Embedded computer systems</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Field programmable gate arrays</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Verilog (Computer hardware description language)</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="7">
    <subfield code="a">TECHNOLOGY &amp; ENGINEERING / Electronics / Circuits / General.</subfield>
    <subfield code="2">bisacsh</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">20000</subfield>
    <subfield code="b">20000</subfield>
    <subfield code="d">2019-09-04</subfield>
    <subfield code="g">381.72</subfield>
    <subfield code="l">2</subfield>
    <subfield code="m">2</subfield>
    <subfield code="o">TK7895.E42 C48 2012</subfield>
    <subfield code="p">0000075315</subfield>
    <subfield code="r">2020-02-11 00:00:00</subfield>
    <subfield code="s">2019-11-05</subfield>
    <subfield code="t">1</subfield>
    <subfield code="v">381.72</subfield>
    <subfield code="w">2019-09-04</subfield>
    <subfield code="y">OPEN</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="a">VIRTUA40</subfield>
    <subfield code="c">69747</subfield>
    <subfield code="d">69753</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="a">VTLSSORT0080*0200*0400*0900*1000*2450*2600*3000*5040*5200*6500*6501*6502*6503*9992</subfield>
  </datafield>
  <datafield tag="942" ind1="0" ind2="0">
    <subfield code="0">1</subfield>
  </datafield>
</record>
