<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01199nam a2200253 a 4500</leader>
  <controlfield tag="001">vtls000075465</controlfield>
  <controlfield tag="003">KUKTEM</controlfield>
  <controlfield tag="005">20251125095603.0</controlfield>
  <controlfield tag="008">131017t2009    enka   f      001 0 eng d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9780521859721 (hardback)</subfield>
  </datafield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">0521859727 (hardback)</subfield>
  </datafield>
  <datafield tag="039" ind1=" " ind2="9">
    <subfield code="a">201407071019</subfield>
    <subfield code="b">saini</subfield>
    <subfield code="y">201310171108</subfield>
    <subfield code="z">ida</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="a">UMP</subfield>
  </datafield>
  <datafield tag="090" ind1=" " ind2=" ">
    <subfield code="a">TK7874.58 .P73 2009</subfield>
  </datafield>
  <datafield tag="245" ind1="0" ind2="0">
    <subfield code="a">Practical design verification /</subfield>
    <subfield code="c">edited by Dhiraj K. Pradhan, Ian G. Harris</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">Cambridge :</subfield>
    <subfield code="b">Cambridge University Press,</subfield>
    <subfield code="c">2009</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">xi, 276 p. :</subfield>
    <subfield code="b">ill. ;</subfield>
    <subfield code="c">26 cm.</subfield>
  </datafield>
  <datafield tag="504" ind1=" " ind2=" ">
    <subfield code="a">Includes bibliographical references and index</subfield>
  </datafield>
  <datafield tag="505" ind1="0" ind2=" ">
    <subfield code="a">Model checking and equivalence checking -- Transaction-level system modeling -- Response checkers, monitors, and assertions -- System debugging strategies -- Test generation and coverage metrics -- SystemVerilog and Vera in a verification flow -- Decision diagrams for verification -- Boolean satisfiability and EDA applications</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Integrated circuits</subfield>
    <subfield code="x">Verification</subfield>
  </datafield>
  <datafield tag="700" ind1="1" ind2=" ">
    <subfield code="a">Pradhan, Dhiraj K.</subfield>
  </datafield>
  <datafield tag="700" ind1="1" ind2=" ">
    <subfield code="a">Harris, Ian G.</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">20000</subfield>
    <subfield code="b">20000</subfield>
    <subfield code="d">2019-09-04</subfield>
    <subfield code="g">396.09</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">TK7874.58 .P73 2009</subfield>
    <subfield code="p">0000084906</subfield>
    <subfield code="r">2019-09-04 00:00:00</subfield>
    <subfield code="t">1</subfield>
    <subfield code="v">396.09</subfield>
    <subfield code="w">2019-09-04</subfield>
    <subfield code="y">OPEN</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="a">VIRTUA40</subfield>
    <subfield code="c">72842</subfield>
    <subfield code="d">72848</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="a">VTLSSORT0080*0200*0201*0400*0900*2450*2600*3000*5040*5050*6500*7000*7001*9992</subfield>
  </datafield>
</record>
