000 00970nam a2200241 a 4500
001 vtls000015498
003 KUKTEM
005 20251117144146.0
008 060829t2005 nyu f 001 0 eng d
020 _a0387240195
020 _a9780387240190
039 9 _a201207031204
_bFida
_c201107131839
_dVLOAD
_c200908141231
_dVLOAD
_c200908141204
_dVLOAD
_y200608291649
_zdilla
040 _aUMP
090 _aTK7874.65 .T39 2005
245 0 0 _aTaxonomies for the development and verification of digital systems /
_cedited by Brian Bailey, Grant Martin, Thomas Anderson
260 _aNew York :
_bSpringer,
_c2005
300 _a179 p. :
_bill. ;
_c25 cm.
650 0 _aIntegrated circuits
_xVerification
650 0 _aIntegrated circuits
_xDesign and construction
650 0 _aDigital communications
856 4 2 _ahttp://www.loc.gov/catdir/enhancements/fy0663/200627515 5-d.html
999 _aVIRTUA40
_c30552
_d30558
999 _aVTLSSORT0080*0200*0201*0400*0900*2450*2600*3000*6500*6501*6502*8560*9992