| 000 | 01262nam a2200301 a 4500 | ||
|---|---|---|---|
| 001 | vtls000030437 | ||
| 003 | KUKTEM | ||
| 005 | 20251117145144.0 | ||
| 008 | 080725t2007 nyua f bi 001 0 eng d | ||
| 010 | _a2006-939848 | ||
| 020 | _a9780387300375 (cased) | ||
| 020 | _a0387300376 (cased) | ||
| 039 | 9 |
_a201107132033 _bVLOAD _c200908141503 _dVLOAD _c200908141433 _dVLOAD _c200908132018 _dVLOAD _y200807250904 _zfauzi |
|
| 040 | _aUMP | ||
| 090 | _aTK7874.75 .S29 2007 | ||
| 100 | 1 | _aSaxena, Prashant. | |
| 245 | 1 | 0 |
_aRouting congestion in VLSI circuits : _bestimation and optimization / _cPrashant Saxena, Rupesh S. Shelar, Sachin S. Sapatnekar. |
| 260 |
_aNew York : _bSpringer, _cc2007. |
||
| 300 |
_axiv, 248 p. : _bill. ; _c24 cm. |
||
| 440 | 0 | _aSeries on integrated circuits and systems | |
| 504 | _aIncludes bibliographical references and index. | ||
| 650 | 0 |
_aIntegrated circuits _xVery large scale integration. |
|
| 650 | 0 | _aRouting (Computer network management) | |
| 700 | 1 | _aShelar, Rupesh S. | |
| 700 | 1 |
_aSapatnekar, Sachin S., _d1967- |
|
| 856 | 4 | 2 |
_3Table of contents _uhttp://www.loc.gov/catdir/toc/fy0803/2006939848.html |
| 999 |
_aVIRTUA40 _c40497 _d40503 |
||
| 999 | _aVTLSSORT0080*0100*0200*0201*0400*0900*1000*2450*2600*3000*4400*5040*6500*6501*7000*7001*8560*9991 | ||