000 02168nam a2200253 a 4500
001 vtls000018646
003 KUKTEM
005 20251114204341.0
008 070313t2006 my a f 000 0 eng d
020 _aTHE0005604(Local)
039 9 _a201905171128
_bhanafiah
_c201211011450
_dFida
_c201107131905
_dVLOAD
_c200908141306
_dVLOAD
_y200703131532
_zfarina
040 _aUMP
090 _aTA345 .A79 2006 rs Thesis
100 0 _aArwena Abdullah
245 1 0 _aDevelopment of asynchronous serial data comparator using fpga /
_cArwena Binti Abdullah
260 _aKuantan, Pahang :
_bKUKTEM ,
_c2006
300 _ax, 44 p. :
_bill. (some col.) ;
_c30 cm. +
_e1 CD-ROM
502 _aProject paper (Bachelor of Electrical Engineering (Electronics) -- Kolej Universiti Kejuruteraan dan Teknologi Malaysia - 2006
504 _aBibliography: p. 42
520 _aThe wide and simpler usage of FPGA in everyday applications opened the door for students to study its usage and applications in electronics. There are many applications that can be implemented in FPGA and one of them is in developing asynchronous serial data comparator using FPGA. This project is involved the design, implementation and test of a digital logic system by the application of the FPGA as the programmable gate logics where will be implemented as the program to communicate with the MAX233 and the PC for serial data comparator transferring and to control in storing and accessing the data in the application of comparison ID code and ID number. The program developed is processed in digital form that is the data bit generated is in digital. It will recognizes the 8 bits and it represent as the data bits that determine the ID number and compare the code. Each bit of the ID number will stored in the different flip-flop of 8 shift register. If each flip-flop output matches the ID number, the circuitry produces a high output. This circuitry then will burn in to the ALTERA and will communicate with the data that transmit.
650 0 _aElectronic data processing
650 0 _aComparator circuits
999 _aVIRTUA40
_c506
_d512
999 _aVTLSSORT0080*0200*0400*0900*1000*2450*2600*3000*5020*5040*5200*6500*6501*9992