000 01383nam a2200373 i 4500
999 _c94053
_d94059
003 MY-KuUP
005 20251125105719.0
006 a||||fo|||| 000 0
007 cr |||||||||||
008 190912t20202020sz fob 000 0 eng d
020 _a9783030153342
_qebook
040 _aN$T
_beng
_cUMP
_erda
090 _aTK7868.L6 Y37 2020
100 1 _aYasin, Muhammad,
_eauthor.
245 1 0 _aTrustworthy hardware design :
_bcombinational logic locking techniques / \
_cMuhammad Yasin, Jeyavijayan (JV) Rajendran and Ozgur Sinanoglu
264 1 _aCham, Switzerland :
_bSpringer,
_c2020
264 4 _c© 2020
300 _a1 online resource
336 _atext
_2rdacontent
337 _acomputer
_2rdamedia
338 _aonline resource
_2rdacarrier
490 1 _aAnalog circuits and signal processing
504 _aIncludes bibliographical references
650 0 _aLogic circuits
650 0 _aLogic design
650 0 _aHardware Trojans (Computers)
650 0 _aComputer security
700 1 _aRajenn, Jeyavijayan (JV),
_eauthor.
700 1 _aSinanoglu, Ozgur,
_eauthor.
830 0 _aAnalog circuits and signal processing series
856 4 0 _uhttps://link-springer-com.libraryumpsa.idm.oclc.org/book/10.1007/978-3-030-15334-2
_zOff-Campus link
856 4 0 _uhttps://www.springer.com/gp/book/9783030153335
_zClick here to access (Direct Link)
942 _2lcc
_cEBOOK